
MOS Capacitors

We need to describe the physics of one additional two terminal device before we proceed on to three terminal structures.



 $qX_{0x} = 0.95 \text{ eV}$ $qX_{0x} = 4.1 \text{ eV}$ $qX_{0x} = 4.15$ $q\Phi_{S} = 5 \text{ eV}$ $qX_{0x} = 4.15$

MOS Structure p-substrate Al gate

Note:

- 1. Bringing 3 materials into contact $\Rightarrow E_f = \text{constant}$, just as in PN junctions.
- 2. Currents through SiO₂ are very small, therefore must wait a long time for equilibrium to be established or provide alternative path.
- 3. Holes at higher average energy in P silicon than in aluminum (energy of holes greater in negative direction)

holes - metal on contact

electrons → silicon on contact

Therefore, bands will bend down in silicon at surface $(\phi_m < \phi_s)$.

No Applied Voltage on Gate


- Abrupt transition in E_c and E_v levels at material interfaces.
- Potential drop across SiO₂ can be supported because no current flows through SiO₂.
 Typical value is 0.6 eV and depends on solution of Poisson's equation across oxide and silicon.
- Substantial barriers exist to current flow $S \to M$ and $M \to S$.
- Depletion region exists near the surface because E_f is further from E_v than in bulk.


$\begin{cases} (\varphi_{m} - \chi_{opt}) = 3.15 \\ (\varphi_{m} - \chi_{opt}) = 3.15 \end{cases}$ $= \begin{cases} (\chi_{s} - \chi_{opt}) \\ E_{s} \\ E_{s} \end{cases}$ Silicon 3.70Size


Applied Bias

Negative voltage on gate:

- E_f is still constant in silicon since SiO₂
 prevents any current flow.
- E_f is closer to E_v at the surface, therefore more holes near surface.
 - \Rightarrow FLAT BAND and then ACCUMULATION $V_{FB} = \phi_m \phi_s = \Phi_{MS}$
- Flat band is not equilibrium.










Positive Voltage on gate:


- E_f is still constant in silicon (I=0).
- E_f moves closer to E_c and further from E_v at the surface. Therefore concentration of electrons increases and concentration of holes decreases.
 - ⇒ DEPLETION and then INVERSION
















Carrier Concentrations in Thermal Equilibrium

At any point in the silicon,

$$p = n_i \exp\left(-\frac{q\phi(x)}{kT}\right) \tag{1}$$

Silicon

$$n = n_i \exp\left(\frac{q\phi(x)}{kT}\right) \tag{2}$$

where $\phi(x) = \Big(E_f - E_i(x)\Big)/q$.


In terms of the surface potential ϕ_s and the bulk potential ϕ_p (negative),

$$p_s = N_a \exp\left[\frac{q(\phi_p - \phi_s)}{kT}\right] \tag{3}$$

$$n_s = \frac{n_i^2}{N_a} \exp\left[\frac{q(\phi_s - \phi_p)}{kT}\right] \tag{4}$$

therefore, since we know ϕ_p from the bulk doping, if we know ϕ_s for a given applied V_G , then we can calculate the electron and hole surface concentrations.

Capacitance-Voltage Characteristics



A simple MOS capacitor illustrates the three main regions of device operation.

Comin Cox 11 Comin

$$C'_{ox} = \frac{K_{ox}\epsilon_0}{x_{ox}} = \text{oxide capacitance / unit area}$$
 (5)

During depletion.

$$\frac{C'}{C'_{ox}} = \frac{1}{1 + C'_{ox} \frac{x_d}{\epsilon_s}} = \frac{1}{\sqrt{1 + \frac{2K_{ox}^2 \epsilon_0}{qN_a K_s x_{ox}^2} (V_G - V_{FB})}}$$
(6)

Inversion occurs when

$$\phi_s = -\phi_F = \frac{kT}{q} \ln \frac{N_a}{n_i}$$

where ϕ_F is the bulk electron potential ϕ_p or ϕ_n (P:-, N:+).

At this potential, for a p-type substrate,

$$x_{d\max} = \sqrt{\frac{2K_s\epsilon_0}{qN_a}|2\phi_F|} \tag{7}$$

Note that the maximum change in ϕ_s is $\approx -2\phi_F$ since heavy inversion clamps ϕ_s and any further change in gate voltage causes a very large change in the inversion charge near the interface.

$$C'_{\min} = \frac{1}{1/C'_{ox} + 1/C'_{smin}} \tag{8}$$

where

$$C'_{s\min} = \frac{1}{\sqrt{\frac{4kT}{q^2\epsilon_s N_a} \ln \frac{N_a}{n_i}}} \tag{9}$$

For a n-type substrate, N_d must be substituted for N_a .

The voltage between the gate and the bulk of the semiconductor is the sum of the flatband voltage, the voltage drop across the semiconductor and the voltage drop across the oxide. The gate voltage at which $\phi_s = -\phi_F$ is called the threshold voltage V_{th} , or the edge of strong inversion. At the edge of strong inversion,

$$V_{\bullet} = -2\phi_F \tag{10}$$

$$V_{ox} = -\frac{Q_B'}{C_{ox}'} = \frac{\sqrt{2q\epsilon_s N_a |2\phi_F|}}{C_{ox}'}$$
(11)

since in p-type material the ionized acceptors in the depletion region are negatively charged.

Therefore,


$$V_{th} = \Phi_{MS} - 2\phi_F - \frac{Q_B'}{C_{ox}'}$$

$$Q_B' = -qN_a x_{d\text{max}} \text{ or } qN_d x_{d\text{max}}$$
(12)

Actually, the C-V characteristics of a MOS capacitor in inversion depend on the both the sweep rate and signal frequency. The inversion layer is slow to form since the only source of electrons is thermal generation.

time to form inversion layer
$$pprox \left(rac{2N_a au_0}{n_i}
ight) \sim 0.2\,\mathrm{sec}$$


- Slow sweep rate, low frequency. The inversion layer has time to form so charge is added to inversion layer and $C' \approx C'_{ox}$
- Slow sweep rate, high frequency. The inversion layer has time to form but cannot respond to high frequency signal which modulates depletion region width. $C' \approx C'_{ox} \parallel C'_{smin}$.
- Fast sweep rate. The inversion layer does not have time to form so substrate is depleted beyond $x_{d \max}$ and $C' < C'_{ox} \parallel C'_{o \min}$. Eventually the depletion region gets wide enough that the electron generation rate is large enough to form inversion layer.




Non-Ideal Effects in the MOS Structure


Actual C-V curves are shifted laterally from the theoretical curve due to:

- 1. Work function differences between metal and semiconductor $\phi_m \phi_s = \Phi_{MS}$. Can also use polysilicon gate in which case $\Phi_{MS} = \phi_{sgate} \phi_{ssub}$.
- Q'_{ss}: Charge at the Si-SiO₂ interface. Usually positive. Due to broken bonds at interface and excess silicon in oxide.
- Q'_{ox}: Charge within the oxide. Usually positive.
 Trapped holes due to radiation or avalanche breakdown and mobile alkali metal ions.






$$V_{th} = \underbrace{\frac{Q'_{ss}}{C'_{oz}} - \frac{1}{C'_{oz}} \int_{0}^{z_{oz}} \frac{x}{x_{oz}} \rho(x) dx}_{\text{Flatband Voltage}} - 2\phi_F - \frac{\sqrt{2q\epsilon_s N_a | 2\phi_F|}}{C'_{oz}}$$
(13)




Note: If a C-V curve is measured



- 1. x_{ox} can be calculated from C'_{ox} .
- 2. N_a can be calculated from C'_{\min} .
- 3. Weighted combination of Q'_{os} and $Q'_{ox} = \int_0^{x_{ox}} \rho(x) dx$ can be calculated from shift. Charges which are farther from the gate have a greater effect on V_{th} .

Inversion Layer Conductance



Suppose we apply a potential large enough to cause inversion i.e. $V_G > V_{th}$.

The conductance (1/R) of the inversion layer is given by

$$g_I = \frac{1}{R_I} = \frac{W}{L} \int_0^{x_I} q \mu_n n_I(x) dx$$
 (14)

where $n_I(x)$ = electron density in inversion layer

 $x_I = \text{depth of inversion layer}$

 μ'_n = electron mobility in inversion layer (~ 1/2 bulk mobility)

But,

$$\int_0^{x_I} q n_I(x) dx = -Q_I' = \text{inversion layer charge / unit area}$$
 (15)

Therefore,

$$g_I = -\frac{W}{L} \mu_n^{\dagger} Q_I^{\prime} \qquad \text{(electrons are -)} \tag{16}$$

Using our definition of V_{th} , we have

$$V_{th} - V_{FB} = -2\phi_F + \frac{\sqrt{2q\epsilon_s N_a |2\phi_F|}}{C'_{oz}}$$

$$= -2\phi_F - \frac{Q'_B}{C'_{oz}}$$
(17)

where Q'_B is the charge in the surface depletion layer when $x_d = x_{d \max}$, i.e. under strong inversion.

The total voltage across the structure is

$$V_G - V_{FB} = V_{\sigma x} - 2\phi_F \tag{18}$$

But using Gauss' Law.

$$Q_s' = -K_s \epsilon_0 \mathcal{E}_s = -K_{ox} \epsilon_0 \mathcal{E}_{ox} = -K_{ox} \epsilon_0 \frac{V_{ox}}{x_{ox}} = -C_{ox}' V_{ox}$$

Therefore, due to Q'_s which is the total charge in the silicon,

$$V_{ox} = -\frac{Q_s'}{C_{ox}'} \tag{19}$$

Therefore, from (18),

$$V_G - V_{FB} = -\frac{Q_s'}{C_{\rho\sigma}'} - 2\phi_F \tag{20}$$

Now, under strong inversion.

$$Q'_s = Q'_I + Q'_B$$

$$= Q'_I - qN_a x_{d \max}$$
(21)

Substituting into (20)

$$V_G = V_{FB} - \left(rac{Q_I^\prime + Q_B^\prime}{C_{ox}^\prime}
ight) - 2\phi_F$$
 (22)


$$V_G - V_{th} = -\frac{Q_I'}{C_{ox}'} \tag{23}$$

$$g_I = \frac{W}{L} \mu_n' C_{ox}' (V_G - V_{th})$$
 (24)

(Effects of $\Phi_{MS},\,Q_{ss}'$ and Q_{ox}' are simply included in V_{th} in this equation.)

This is a very important result which we will apply to MOS transistors later.

Subthreshold Conduction



Note that the linear relationship between g_I and $V_G - V_{th}$ agrees with experiment except for V_G very close to V_{th} .

For $V_G \approx V_{th}$ (weak inversion), the relationship between Q_I' and V_G may be shown to be

$$Q_I' \stackrel{\mathbf{c}}{=} -C_{ox}' \Delta V \exp\left(\frac{V_G - V_{th} - \Delta V}{\Delta V}\right) \tag{25}$$

That is, for weak inversion, an exponential relationship between Q'_I and V_G holds.

Intuitively, this behavior arises because the charge varies exponentially with ϕ_s before ϕ_s is effectively "pinned" at $2\phi_F$ from the bulk potential. (electron concentration varies exponentially with ϕ_s from F.D. statistics.)

Charge-Coupled Devices

Charge-coupled devices essentially consist of an array of MOS capacitors. The capacitors are close enough together that charge stored in channel of one capacitor can be transferred to the channel of a neighboring capacitor if the gate voltage are modulated properly.

These devices can be used as either high density shift registers, analog delay lines or imaging devices where incident light can be used as the source of generated charges.

